Ø1001

SEP 1 9 2007

NEW YORK, SAN FRANCISCO, LOS ANGELES, PALO ALTO, SAN DIEGO, WASHINGTON, D.C.

NORTHERN VIRGINIA, ORANGE COUNTY, DRNYER, SACRAMENTO, WALNUT CREEK

TORYO, LONDON, BEIJING, SHANGHAI, HONG KONG, SINGAPORE, BRUSSELS

MORRISON

FOERSTER

PALO ALTO CALIFORNIA 94304-1018

755 PAGE MILL ROAD

TELEPHONE: 650.813.5600 FACSIMILE: 650.494.0792

WWW.MOFO.COM

To:

NAME:	FACSIMILE:	TELEPHONE:
MS Appeal Brief- Patents	(571) 273-8300	(571) 272-8634
Commissioner for Patents U.S. Patent and Trademark Office		

FROM:

Thomas Chan Reg. No. 51,543 DATE:

September 19, 2007

Number of pages with cover page: 25

Preparer of this slip has confirmed that facsimile number given is correct: 10475/cxd7

Comments:

Official Filing

Docket No.: 188122001700

Art Unit: 2128
Examiner: D. Silver

U.S. Patent Application Serial No.: 10/713,729

Filing Date: November 13, 2003

Inventor(s): Bruce W. MCGAUGHY et al.

Title: SYSTEM AND METHOD FOR DYNAMICALLY COMPRESSING CIRCUIT

COMPONENTS DURING SIMULATION

Papers enclosed herewith:

1. Transmittal Form (1 page)

2. Fee Transmittal + duplicate for fee processing (2 pages)

3. Appeal Brief (21 pages)

Please acknowledge receipt via return facsimile

To ensure compliance with requirements imposed by the United States Internal Revenue Service, Morrison & Foerster LLP informs you that, if any advice concerning one or more U.S. Federal tax issues is contained in this facsimile (including any attachments), such advice is not intended or written to be used, and cannot be used, for the purpose of (i) avoiding penalties under the Internal Revenue Code or (ii) promoting, marketing or recommending to another party any transaction or matter addressed herein.

CAUTION - CONFIDENTIAL

This facsimile contains confidential information that may also be privileged. Unless you are the addressee (or authorized to receive for the addressee); you may not copy, use, or distribute it. If you have received it in error, please advise Morrison & Foerster LLP immediately by telephone or facsimile and return it promptly by mail.

PA-1195451

RECEIVED **CENTRAL FAX CENTER** SEP 1 9 2007

2002

PTO/SB/21 (04-07) Approved for use through 09/30/2007. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. 10/713,729 Filing Date November 13, 2003 TRANSMITTAL First Named Inventor Bruce W. MCGAUGHY **FORM** Art Unit 2128 Examiner Name D. Silver (to be used for all correspondence after initial filing) Attorney Docket Number 188122001700 Total Number of Pages in This Submission 24 ENCLOSURES (Check all that apply) After Allowance Communication Fee Transmittal Form + duplicate Drawing(s) to TC for fee processing (2 pages) Appeal Communication to Board of Licensing-related Papers Fee Atlached Appeals and Interferences Appeal Communication to TC Petition Amendment/Reply (21 pages) (Appeal Notice, Brief, Reply Brief) Petition to Convert to a Proprietary Information After Final Provisional Application Power of Attorney, Revocation Status Letter Affidavits/declaration(s) Change of Correspondence Address Other Enclosure(s) (please Terminal Disclaimer Extension of Time Request Identify below): Fax Cover Sheet Request for Refund Express Abandonment Request CD. Number of CD(s) Information Disclosure Statement Certified Copy of Priority Landscape Table on CD Document(s) Reply to Missing Parts/ Incomplete Application Reply to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Name (Customer No. 25226) MORRISON & FOERSTER LLP Signature Printed name **Thomas Chan** Reg. No. Date 51,543 September 19, 2007 ark Office, facsimile no. (571) 273-8300, on the date I hereby certify that this paper is being transmitted by facsimile to the Pate and Tray (Carol Diez) Dated: September 19, 2007 Signature:

Ø1003 **CENTRAL FAX CENTER**


SEP 1 9 2007

PTO/SB/17 (05-07)

Approved for use through 05/31/2007. OMB 0951-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no person are required to respond to a collection of information unless it displays a valid OMB control number. Complete if Known Effective on 12/08/2004. 10/713,729 Fees pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818). **Application Number** November 13, 2003 Filing Date FEE TRANSMITTAL Bruce W. MCGAUGHY First Named Inventor For FY 2007 D. Silver Examiner Name Applicant dalms small entity status. See 37 CFR 1.27 2128 Art Unit 188122001700 Attorney Docket No. TOTAL AMOUNT OF PAYMENT 500.00 METHOD OF PAYMENT (check all that apply) Other (please identify): Money Order None Credit Card Check Morrison & Foerster LLP Deposit Account Number: 03-1952 Deposit Account Name: For the above-identified deposit account, the Director is hereby authorized to: (check all that apply) Charge fee(s) indicated below, except for the filing fee x | Charge fee(s) indicated below Charge any additional fee(s) or underpayments of Credit any overpayments fee(s) under 37 CFR 1.16 and 1.17 **FEE CALCULATION** 1. BASIC FILING, SEARCH, AND EXAMINATION FEES EXAMINATION FEES SEARCH FEES **FILING FEES Small Entity** Small Entity **Small Entity** Fees Pald (\$) Fee (\$) Fee (\$) Fee (\$) Fee (\$) · Fee (\$) **Application Type** Fee (\$) 100 0 250 200 500 300 150 Utility Ò 130 65 100 50 200 100 Design 80 0 160 300 150 Plant 200 100 300 0 600 250 150 500 Reissue 300 O 0 200 100 Provisional Small Entity 2. EXCESS CLAIM FEES Fee (\$) Fee (\$) Fee Description 50 25 Each claim over 20 (including Reissues) 200 100 Each independent claim over 3 (including Reissues) 180 360 Multiple dependent claims Multiple Dependent Claims Total Claims Extra Claims Fee (\$) Fee Paid (\$) 0.00 Fee Paid (\$) x 50.00 Fee (\$) 0 24 - 24 = 0.00 360.00 HP = highest number of total ctaims paid for, if greater than 20. Fee Pald (\$) Indep. Claims Extra Claims Fee (\$) 0 × 200.00 0.00 09/21/2007 VBUI11 000000088 031932 10713729 HP = highest number of independent dalms paid for, if greater than 3. 01 FC:1402 500.00 OA 3. APPLICATION SIZE FEE If the specification and drawings exceed 100 sheets of paper (excluding electronically filed sequence or computer listings under 37 CFR 1.52(e)), the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s). Fee Paid (\$) Number of each additional 50 or fraction thereof Extra Sheets (round up to a whole number) x 100 = /50 = Fees Paid (\$) 4. OTHER FEE(S) Non-English Specification, \$130 fee (no small entity discount) 500.00 Other (e.g., late filing surcharge): 1402 Filing a brief in support of an appeal SUBMITTED BY 51,543 Telephone (650) 813-5616 Signature (Attorney/Agent) Date September 19, 2007 Name (Print/Type Thomas Chan

Ø 005

SEP 1 9 2007



Docket No.: 188122001700 Client Reference No.: CAD-03-091 (PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Bruce W. MCGAUGHY et al.

Application No.: 10/713,729

Filed: November 13, 2003

For: SYSTEM AND METHOD FOR

DYNAMICALLY COMPRESSING CIRCUIT COMPONENTS DURING SIMULATION

Confirmation No.: 2684

Art Unit: 2128

Examiner: D. Silver

APPEAL BRIEF

MS Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

As required under § 41.37(a), this brief is filed within two months of the Notice of Appeal filed in this case on July 19, 2007, and is in furtherance of said Notice of Appeal.

The fees required under § 41.20(b)(2) are dealt with in the accompanying TRANSMITTAL OF APPEAL BRIEF.

This brief contains items under the following headings as required by 37 C.F.R. § 41.37 and M.P.E.P. § 1206:

I. Real Party In Interest

II Related Appeals and Interferences

III. Status of Claims

IV. Status of Amendments

V. Summary of Claimed Subject Matter

Application No.: 10/713,729 2 Docket No.: 188122001700

VI. Grounds of Rejection to be Reviewed on Appeal

VII. Argument
VIII. Claims
IX. Evidence

X. Related Proceedings

Appendix A Claims

I. REAL PARTY IN INTEREST

The real party in interest for this appeal is:

Cadence Design Systems, Inc., a corporation duly organized under and pursuant to the laws of Delaware, with a principal place of business at 2655 Seely Avenue, Bldg. 5, San Jose, CA 95134.

II. RELATED APPEALS, INTERFERENCES, AND JUDICIAL PROCEEDINGS

There are no other appeals, interferences, or judicial proceedings which will directly affect or be directly affected by or have a bearing on the Board's decision in this appeal.

III. STATUS OF CLAIMS

A. Total Number of Claims in Application

There are 24 claims pending in application.

In the Advisory Action, the Examiner has rejected claims 1-23. Applicants respectfully request the Examiner to clarify the status of claim 24.

2007

Application No.: 10/713,729

3

Docket No.: 188122001700

B. Current Status of Claims

1. Claims canceled: 0

2. Claims withdrawn from consideration but not canceled: 0

3. Claims pending: 1-24

4. Claims allowed: 0

5. Claims rejected: 1-23

C. Claims On Appeal

The claims on appeal are claims 1-24.

IV. STATUS OF AMENDMENTS

Applicant filed an Amendment After Final Rejection on July 19, 2007. The Examiner responded to the Amendment After Final Rejection in an Advisory Action mailed August 8, 2007. In the Advisory Action, the Examiner indicated that Applicants' proposed amendments and presented arguments do overcome the 101 rejections. However, the Examiner indicated that Applicants' arguments relating to the double patenting and 102(e) rejections have been considered but do not place the application in condition for allowance because these rejections have been previously addressed in the Final Office Action dated 4/19/2007.

Accordingly, the claims in Appendix A do incorporate the amendments indicated in the paper filed by Applicants on July 19, 2007.

V. SUMMARY OF CLAIMED SUBJECT MATTER

The claimed inventions are directed to a system and method for dynamically compressing circuit components represented in a hierarchical data structure during simulation. According to an embodiment of the present invention, a method of simulating a circuit having a hierarchical data structure comprises selecting a group of leaf circuits from a first branch and a

4

Docket No.: 188122001700

second branch of the hierarchical data structure for simulation, representing the two or more leaf circuits as a merged leaf circuit in response to two or more leaf circuits of the circuit having a substantially same isomorphic behavior, creating a first port connectivity interface dynamically for the group of leaf circuits in response to the merged leaf circuit, where the first port connectivity interface communicates changes in signal conditions among the group of leaf circuits, simulating the group of leaf circuits in accordance with the first port connectivity interface, and storing simulation results of the group of leaf circuits in a memory device.

VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

- A. Whether claims 1-24 should be rejected on the ground of nonstatutory double patenting over claims 1-18 of U.S. Patent No. 7,024,652 (hereinafter the '652 patent).
- B. Whether claims 1-24 should be rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,577,992 (hereinafter the '992 patent).

VII. ARGUMENT

Claims 1-24 were rejected by the Examiner in the Final Office Action mailed on April 19, 2007. Applicants respectfully request reversal of the rejection of these claims in view of the following remarks.

A. The Double Patenting Rejection Should Be Withdrawn

1) The <u>matrix</u> claimed in the '652 patent cannot function as the <u>port connectivity</u> interface and does not have the structure of the <u>port connectivity interface</u> of the pending claims

Applicants has presented in the responses to the Office Actions that pending claims requires the **port connectivity interface** be created dynamically for the group of leaf circuits in response to the merged leaf circuit, where the merged leaf circuit is created in response to two or more leaf circuits having a substantially same isomorphic behavior, and the **port connectivity**

Application No.: 10/713,729 5 Docket No.: 188122001700

interface communicates changes in signal conditions among the group of leaf circuits. Applicants respectfully submit that the '652 patent does not claim any of these elements.

The response by the Examiner on this issue is shown in section 14 (page 5) of the final Office Action. The Examiner relies on the matrix in the '652 patent that allegedly represents the port connectivity interface of the pending claims. In particular, the Examiner states that:

the matrix is a "set of equations that represent the one or more leaf circuits contained in the group circuit. The group circuit matrix also contains solution vectors corresponding to the set of equations." (col: 9 line 51-56). Further, "[a] group circuit is associated with a group solver for solving the matrix associated with the group circuit. A group circuit also includes references to an event, which supports adding and deleting circuits in the group dynamically in response to changes in signal conditions during simulation." (col: 14 line:36-49)

Applicants respectfully submit that although a matrix may be used to represent one or more leaf circuits contained in a group circuit, it does not mean the matrix contains other features or functions in a group circuit. After all, it is just a set of linear differential equations! Person skilled in the art would understand that the set of linear equations do not contain references (such as pointers in computer programming) to access an event. The Examiner has not shown the link between the matrix and the references to an event. Therefore, the Examiner has not shown the matrix is capable of communicating changes in signal conditions among the group of leaf circuits as required in the pending claims for the port connectivity interface. In addition, the Examiner has not shown the structure of matrix that matches the structure of the port connectivity interface in the pending claims (see claims 4 for example).

In section 14.2, the Examiner indicates certain descriptions of the '652 patent that discloses the claimed isomorphic partitioning. Applicants respectfully submit that this statement is irrelevant because the '652 patent does not claim the isomorphic behavior of the leaf circuits.

Application No.: 10/713,729 6 Docket No.: 188122001700

2) The Office Actions and Advisory Action have not addressed the differences between the electrical properties of <u>Isomorphic Behavior</u> and <u>Strength of Coupling</u> between two circuit components

In the responses to the First Office Action and the Final Office Action, Applications have explained the differences between the claim terms "isomorphic behavior" in the pending application versus the "strength of coupling" in the '652 patent. In particular, the isomorphic behavior concerns about electrical properties of the leaf circuits, such as the input/output signals, external loads, internal topologies, and internal states of the leaf circuits (see claims 2 and 7 for example). The strength of coupling of leaf circuits concerns about the electrical properties of connection between leaf circuits, which may vary from strong (when the connection is in on) to week (when the connection is off). Applicants invite the board and the Examiner to review the detailed explanations and examples provided in the previous responses to the Office Actions.

Based on the reasons presented above, Applicants respectfully request the double patenting rejection be withdrawn.

B. The Rejection under 35 U.S.C.102 (e) Rejection Should be Withdrawn

1) The approach of the '992 patent has been described in the background section of the current application

In the responses to the Office Actions, Applicants have presented that that one of the key differences between the current invention and the '992 patent lies in how dynamic information among the circuit components under simulation is communicated and what data structure are used for communicating such dynamic information during a transient simulation. It is known in the art that during a simulation, the simulator needs to keep track of port connectivity information of the circuit components. It is also known that during a simulation, the circuit components will go through different dynamic states. So the issue is not whether the port connectivity information or dynamic states exist or not, but how are they stored or used by the simulator.

Application No.: 10/713,729 7 Docket No.: 188122001700

The '992 patent describes a method of storing dynamic voltage states within each instance of a subcircuit, and such dynamic voltage states information are accessed via pointers of the instance circuits (see Figure 2D of the '992 patent). All the circuit instances are connected hierarchically in a static circuit storage (see column 3, lines 56-67, and Figure 2 of the '992 patent). This approach is described in the background section of the pending application (see Figure 6 and its corresponding description).

The '992 patent chooses to store such information in the static database while the current invention uses a newly created dynamic data structure called the port connectivity interface for storing and communicating such dynamic information during simulation. However, there is major design tradeoffs involved in each implementation approach. The pending application describes the approach of the '992 patent in Figure 6 and its corresponding paragraphs [0018] - [0020] in the background section of the specification. In particular, the '992 patent employs pointers to pass such dynamic information through the subcircuit instances (See Figure 2C of the '992 patent.) Therefore, to pass information from one subcircuit to the next subcircuit in a different hierarchical branch, such as from subcircuit 620 to subcircuit 622 as shown in Figure 6 of the pending application, the simulator of the '992 patent would have to made multiple program calls (via the pointers). As indicated in the background section of the pending application, the problem with the method taught by '992 patent is that the dynamic information needs to traverse many levels of the hierarchical data structure before reaching its destination. At each hierarchical level, information needs to be synchronized before it may be transmitted to the next level, which the '992 patent are totally silent about these design issues. Therefore, the method of passing information through the hierarchies and synchronizing at each intermediate level, as taught by the '992 patent, would result in lower simulation performance.

To address the distinction between the '992 patent and the pending application,

Applicants respectfully request the Examiner to respond to the following questions in the

Examiner's Answer regarding the '992 patent: 1) How changes in signal conditions among the
leaf circuits are communicated between each other (relevant to claim 1)? 2) What data structure is
used to facilitate this communication (relevant to claim 1)? 3) What are the elements of this data
structure (relevant to claim 4)? 4) What happens when two or more leaf circuits have a substantially

Application No.: 10/713,729 8 Docket No.: 188122001700

same isomorphic behavior (relevant to claims 1 and 2)? 5) What happens when two or more leaf circuits demonstrate substantially different isomorphic behavior (relevant to claims 5 and 6)?

2) The '992 patent does not disclose at least the port connectivity interface and therefore the creation of the port connectivity interface in response to isomorphic behavior of the leaf circuits

The '992 patent does not describe the port connectivity interface (a dynamically created data structure) for communicating changes in signal conditions among the group of leaf circuits selected for simulation. The structure and use of the port connectivity interface is described in Figure 12B and Figure 8B and their corresponding descriptions of the pending application.

The response by the Examiner on this issue is shown in section 23 (page 8) of the final Office Action. In particular, the Examiner states that:

Attention is drawn to (col:3 line: 56-67), which discloses dynamic data structures (holds the dynamic voltages states) used in conjunction with the static storage. Therefore, when taken as a whole, Tcherniaev indeed has a "dynamic data structure", which directly correlates to the port connectivity interface claimed in the Instant Application.

After reviewing the paragraph cited by the Examiner in detail, Applicants respectfully submit that although the term "dynamic voltage states" has been mentioned a few times, the only storage element mentioned in the paragraph is the **static circuit storage**, which does not disclose the **dynamically** created data structure **port connectivity interface** for storing and handling dynamic information created during the simulation. The lack of disclosure of the port connectivity interface is consistent with the teachings of the '992 patent. For example, the '992 patent teaches that "[T]he static storage may therefore store the matrix structure. As described above, the static subcircuit storage 212 may further include a subcircuit definition 217 that defines the subcircuit topology. In addition, the static subcircuit storage 212 may provide element definitions 219 associated with the subcircuit definition 217." (See the '992 patent, column 9, lines 50-55, emphasis added.) The '992 patent also teaches that "[I]t is important to note that the circuit

Application No.: 10/713,729 9 Docket No.: 188122001700

simulation is advantageously accomplished by traversing a hierarchical data structure such as that illustrated in FIG. 2A without flattening the hierarchical data structure." (See the '992 patent, column 10, lines 7-10, emphasis added.) The '992 patent further states that "[I]n addition to sharing an equivalent circuit structure and therefore static subcircuit storage, two subcircuit instances may have an equivalent dynamic voltage state obtained during transient simulation. As shown in FIG.2C, multiple instances 224, 226, 228 of the same subcircuit definition may share the same static subcircuit storage 212 as described above." The '992 patent further teaches that "one or more pointers ... may be used to permit both the first instance 224 and the third instance 228 to share this dynamic voltage state." (See the '992 patent, column 10, lines 17-33, emphasis added.) Applicants also note that column 14 lines 39-54 and column 16 line 35 to column 17 line 47 of the '992 patent teaches updating rate of change in node voltage, again by using pointers to traverse the hierarchical data structure. It is clear that the '992 patent teaches storing dynamic simulation information in the static subcircuit storage and using pointers to traverse the hierarchical data structure for passing dynamic information among subcircuits under simulation. The '992 patent is totally silent about the design issues, such as multiple program calls and synchronization between hierarchies, associated with its approach. No dynamic data structure, such as the port connectivity interface, is created by the '992 patent in response to the isomorphic behavior of the group of leaf circuits under simulation, The present invention addresses these design issues by using the port connectivity interface to facilitate communication of dynamic information among circuit components under simulation.

For at least the reasons presented above, Applicants respectfully submit that the '992 patent does not disclose each and every element of the independent claims 1, 9, and 17. Applicants also assert that claims 2-8, 10-16, and 18-24, which variously depend from their independent claims, are allowable for at least the reason that they depend from allowable independent claims. Applicants respectfully request the rejection under 35 U.S.C. 102(e) be withdrawn.

RECEIVED CENTRAL FAX CENTER SEP 1 9 2007

Ø 014

Application No.: 10/713,729

10

Docket No.: 188122001700

VIII. CLAIMS

A copy of the claims involved in the present appeal is attached hereto as Appendix A. As indicated above, the claims in Appendix A do include the amendments filed by Applicant on July 19, 2007.

IX. EVIDENCE

No evidence pursuant to §§ 1.130, 1.131, or 1.132 or entered by or relied upon by the examiner is being submitted.

X. RELATED PROCEEDINGS

No related proceedings are referenced in II above, or copies of decisions in related proceedings are not provided, hence no Appendix is included.

Dated: September 19, 2007

Respectfully submitted,

Thomas Chan

Registration No.: 51,543

MORRISON & FOERSTER LLP

755 Page Mill Road

Palo Alto, California 94304-1018

(650) 813-5616

11

Docket No.: 188122001700

APPENDIX A

Claims Involved in the Appeal of Application Serial No. 10/713,729

Claim 1 (Previously presented): A method of simulating a circuit having a hierarchical data structure, comprising:

representing the circuit as a hierarchically arranged set of branches, including a root branch and a plurality of other branches logically organized in a graph; the hierarchically arranged set of branches including a first branch that includes one or more leaf circuits and a second branch that includes one or more leaf circuits; wherein the first branch and second branch are interconnected in the graph through a third branch at a higher hierarchical level in the graph than the first and second branches;

selecting a group of leaf circuits from the first and second branches for simulation;

representing the two or more leaf circuits as a merged leaf circuit in response to two or more leaf circuits of the circuit having a substantially same isomorphic behavior;

creating a first port connectivity interface dynamically for the group of leaf circuits in response to the merged leaf circuit; wherein the first port connectivity interface communicates changes in signal conditions among the group of leaf circuits;

simulating the group of leaf circuits in accordance with the first port connectivity interface; and

storing simulation results of the group of leaf circuits in a memory device.

Claim 2 (Previously presented): The method of claim 1, wherein the substantially same isomorphic behavior comprises:

12

Docket No.: 188122001700

a substantially same set of input signals within a predetermined threshold of signal tolerance are received by the two or more leaf circuits;

a substantially same set of internal topologies, internal states and external loads within a predetermined threshold of signal tolerance associated with the two or more leaf circuits; and

a substantially same set of output signals are produced within a predetermined threshold of signal tolerance by the two or more leaf circuits in response to the substantially same set of input signals.

Claim 3 (Original): The method of claim 1, wherein the substantially same isomorphic behavior is monitored at the output ports of the leaf circuits and at the first port connectivity interface of the group of leaf circuits.

Claim 4 (Original): The method of claim 1, wherein the first port connectivity interface comprises:

a set of input vectors for referencing to a set of input ports of one or more receiver leaf circuits;

a set of output vectors for referencing to a set of output ports of one or more driver leaf circuits;

a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits; and

an array of storage elements for storing information associating the set of loads to the set of input ports.

Claim 5 (Previously presented): The method of claim 1, further comprising:

Application No.: 10/713,729 13 Docket No.: 188122001700

splitting the merged leaf circuits into two or more individual leaf circuits in response to the two or more leaf circuits represented by the merged leaf circuit demonstrating substantially different isomorphic behaviors;

creating a second port connectivity interface dynamically for the selected group of leaf circuits in response to the two or more individual leaf circuits; wherein the second port connectivity interface communicates changes in signal conditions among the group of leaf circuits; and

simulating the group of leaf circuits in accordance with the second port connectivity interface.

Claim 6 (Previously presented): The method of claim 5, wherein substantially different isomorphic behaviors include one or more elements selected from the group consisting of:

a substantially different set of input signals within a predetermined threshold of signal tolerance are received by the two or more leaf circuits;

a substantially different set of internal topologies, internal states and external loads within a predetermined threshold of signal tolerance associated with the two or more leaf circuits; and

a substantially different set of output signals are produced within a predetermined threshold of signal tolerance by the two or more leaf circuits in response to the substantially same set of input signals.

Claim 7 (Original): The method of claim 5, wherein the substantially different isomorphic behaviors are monitored at the output ports of the leaf circuits and at the second port connectivity interface of the group.

Claim 8 (Original): The method of claim 5, wherein the second port connectivity interface comprises:

14

Docket No.: 188122001700

a set of input vectors for referencing to a set of input ports of one or more receiver leaf circuits;

a set of output vectors for referencing to a set of output ports of one or more driver leaf circuits;

a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits; and

an array of storage elements for storing information associating the set of loads to the set of input ports.

Claim 9 (Previously presented): A system for simulating a circuit having a hierarchical data structure, comprising:

at least one processing unit for executing computer programs;

a user interface for performing at least one of the functions selected from the group consisting of entering a netlist representation of the circuit, viewing representations of the circuit on a display, and observing simulation results of the circuit;

a memory for storing static and dynamic information of the circuit;

a simulator module for simulating a circuit having a hierarchical data structure, wherein the simulator module is used in conjunction with at least a processing unit, a user interface and a memory, and the simulator module includes:

means for representing the circuit as a hierarchically arranged set of branches, including a root branch and a plurality of other branches logically organized in a graph; the hierarchically arranged set of branches including a first branch that includes one or more leaf circuits and a second branch that includes one or more leaf circuits; wherein the first branch and second branch are

Application No.: 10/713,729 15 Docket No.: 188122001700

interconnected in the graph through a third branch at a higher hierarchical level in the graph than the first and second branches;

means for selecting a group of leaf circuits from the first and second branches for simulation;

means for representing the two or more leaf circuits as a merged leaf circuit in response to two or more leaf circuits of the circuit having a substantially same isomorphic behavior;

means for creating a first port connectivity interface dynamically for the group of leaf circuits in response to the merged leaf circuit; wherein the first port connectivity interface communicates changes in signal conditions among the group of leaf circuits; and

means for simulating the group of leaf circuits in accordance with the first port connectivity interface.

Claim 10 (Previously presented): The system of claim 9, wherein the substantially same isomorphic behavior comprises:

a substantially same set of input signals within a predetermined threshold of signal tolerance are received by the two or more leaf circuits;

a substantially same set of internal topologies, internal states and external loads within a predetermined threshold of signal tolerance associated with the two or more leaf circuits; and

a substantially same set of output signals are produced within a predetermined threshold of signal tolerance by the two or more leaf circuits in response to the substantially same set of input signals.

Claim 11 (Original): The system of claim 9, wherein the substantially same isomorphic behavior is monitored at the output ports of the leaf circuits and at the first port connectivity interface of the group of leaf circuits.

16

Docket No.: 188122001700

Claim 12 (Original): The system of claim 9, wherein the first port connectivity interface comprises:

a set of input vectors for referencing to a set of input ports of one or more receiver leaf circuits;

a set of output vectors for referencing to a set of output ports of one or more driver leaf circuits;

a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits; and

an array of storage elements for storing information associating the set of loads to the set of input ports.

Claim 13 (Previously presented): The system of claim 9, further comprising:

splitting the merged leaf circuits into two or more individual leaf circuits in response to the two or more leaf circuits represented by the merged leaf circuit demonstrating substantially different isomorphic behaviors;

creating a second port connectivity interface dynamically for the selected group of leaf circuits in response to the two or more individual leaf circuits; wherein the second port connectivity interface communicates changes in signal conditions among the group of leaf circuits; and

simulating the group of leaf circuits in accordance with the second port connectivity interface.

Claim 14 (Previously presented): The system of claim 13, wherein substantially different isomorphic behaviors include one or more elements selected from the group consisting of:

Application No.: 10/713,729 17 Docket No.: 188122001700

a substantially different set of input signals within a predetermined threshold of signal tolerance are received by the two or more leaf circuits;

a substantially different set of internal topologies, internal states and external loads within a predetermined threshold of signal tolerance associated with the two or more leaf circuits; and

a substantially different set of output signals are produced within a predetermined threshold of signal tolerance by the two or more leaf circuits in response to the substantially same set of input signals.

Claim 15 (Original): The system of claim 13, wherein the substantially different isomorphic behaviors are monitored at the output ports of the leaf circuits and at the second port connectivity interface of the group.

Claim 16 (Original): The system of claim 13, wherein the second port connectivity interface comprises:

a set of input vectors for referencing to a set of input ports of one or more receiver leaf circuits;

a set of output vectors for referencing to a set of output ports of one or more driver leaf circuits;

a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits; and

an array of storage elements for storing information associating the set of loads to the set of input ports.

Application No.: 10/713,729 18 Docket No.: 188122001700

Claim 17 (Previously presented): A computer program product, comprising a medium storing computer programs for executing by one or more computer systems, the computer program comprising:

a simulator module for simulating a circuit having a hierarchical data structure, wherein the simulator module is used in conjunction with at least a processing unit, a user interface and a memory, and the simulator module includes one or more computer programs containing instructions for:

representing the circuit as a hierarchically arranged set of branches, including a root branch and a plurality of other branches logically organized in a graph; the hierarchically arranged set of branches including a first branch that includes one or more leaf circuits and a second branch that includes one or more leaf circuits; wherein the first branch and second branch are interconnected in the graph through a third branch at a higher hierarchical level in the graph than the first and second branches;

selecting a group of leaf circuits from the first and second branches for simulation;

representing the two or more leaf circuits as a merged leaf circuit in response to two or more leaf circuits of the circuit having a substantially same isomorphic behavior;

creating a first port connectivity interface dynamically for the group of leaf circuits in response to the merged leaf circuit; wherein the first port connectivity interface communicates changes in signal conditions among the group of leaf circuits;

simulating the group of leaf circuits in accordance with the first port connectivity interface; and

storing simulation results of the group of leaf circuits in a memory device.

Application No.: 10/713,729 19 Docket No.: 188122001700

Claim 18 (Previously presented): The computer program product of claim 17, wherein the substantially same isomorphic behavior comprises:

a substantially same set of input signals within a predetermined threshold of signal tolerance are received by the two or more leaf circuits;

a substantially same set of internal topologies, internal states and external loads within a predetermined threshold of signal tolerance associated with the two or more leaf circuits; and

a substantially same set of output signals are produced within a predetermined threshold of signal tolerance by the two or more leaf circuits in response to the substantially same set of input signals.

Claim 19 (Original): The computer program product of claim 17, wherein the substantially same isomorphic behavior is monitored at the output ports of the leaf circuits and at the first port connectivity interface of the group.

Claim 20 (Original): The computer program product of claim 17, wherein the first port connectivity interface comprises:

a set of input vectors for referencing to a set of input ports of one or more receiver leaf circuits;

a set of output vectors for referencing to a set of output ports of one or more driver leaf circuits;

a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits; and

an array of storage elements for storing information associating the set of loads to the set of input ports.

20

Docket No.: 188122001700

Claim 21 (Previously presented): The computer program product of claim 17, further comprising instructions for:

splitting the merged leaf circuits into two or more individual leaf circuits in response to the two or more leaf circuits represented by the merged leaf circuit demonstrating substantially different isomorphic behaviors;

creating a second port connectivity interface dynamically for the selected group of leaf circuits in response to the two or more individual leaf circuits; wherein the second port connectivity interface communicates changes in signal conditions among the group of leaf circuits; and

simulating the group of leaf circuits in accordance with the second port connectivity interface.

Claim 22 (Previously presented): The computer program product of claim 21, wherein substantially different isomorphic behaviors include one or more elements selected from the group consisting of:

a substantially different set of input signals within a predetermined threshold of signal tolerance are received by the two or more leaf circuits;

a substantially different set of internal topologies, internal states and external loads within a predetermined threshold of signal tolerance associated with the two or more leaf circuits; and

a substantially different set of output signals are produced within a predetermined threshold of signal tolerance by the two or more leaf circuits in response to the substantially same set of input signals.

21

Docket No.: 188122001700

Claim 23 (Original): The computer program product of claim 21, wherein the substantially different isomorphic behaviors are monitored at the output ports of the leaf circuits and at the second port connectivity interface of the group.

Claim 24 (Original): The computer program product of claim 21, wherein the second port connectivity interface comprises:

a set of input vectors for referencing to a set of input ports of one or more receiver leaf circuits;

a set of output vectors for referencing to a set of output ports of one or more driver leaf circuits;

a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits; and

an array of storage elements for storing information associating the set of loads to the set of input ports.